Evaluation of SystemC Modelling of Reconfigurable Embedded Systems

Tero Rissa (1) , Adam Donlin (2) , Wayne Luk (1)

1 Department of Computing [London]
2 Xilinx Inc.

This paper evaluates the use of pin and cycle accurate SystemC models for embedded system design exploration and early software development. The target system is MicroBlaze VanillaNet Platform running MicroBlaze uClinux operating system. The paper compares Register Transfer Level (RTL) Hardware Description Language (HDL) simulation speed to the simulation speed of several different SystemC models. It is shown that simulation speed of pin and cycle accurate models can go up to 150 kHz, compared to 100 Hz range of HDL simulation. Furthermore, utilising techniques that temporarily compromise cycle accuracy, effective simulation speed of up to 500 kHz can be obtained.

Domaines: Architectures Matérielles [cs.AR]; Electronique

Tero Rissa, Adam Donlin, Wayne Luk. Evaluation of SystemC Modelling of Reconfigurable Embedded Systems. DATE'05, Mar 2005, Munich, Germany. pp.253-258. ⟨hal-00181858⟩